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Abstract—Multiple-channel die-stacked DRAMs have been
used for maximizing the performance and minimizing the power
of memory access in 2.5D/3D system chips. Stacked DRAM dies
can be used as a cache for the processor die in 2.5D/3D system
chips. Typically, modern processor system-on-chips (SOCs) have
three-level caches, L1, L2, and L3. Could the DRAM cache be
used to replace which level of caches? In this paper, we derive
an inequality which can aid the designer to check if the designed
DRAM cache can provide better performance than the L3
cache. Also, design considerations of DRAM caches for meet the
inequality are discussed. We find that a dilemma of the DRAM
cache access time and associativity exists for providing better
performance than the L3 cache. Organizing multiple channels
into a DRAM cache is proposed to cope with the dilemma.
I. INTRODUCTION
Three-dimensional integration technology using through-
silicon via (TSV) enables multiple layers of dynamic ran-
dom access memory (DRAM) to integrated with processors.
Stacked DRAMs can be used for a cache [1]. DRAM cache
can be divided into SRAM-tag and Tags-in-DRAM designs
[2]. SRAM-tag DRAM cache stores tags in a separated SRAM
structure, which needs large area cost for the SRAM. Tags-in-
DRAM DRAM cache places the tags in DRAM to avoid the
high area overhead of SRAM.
Fig. 1 shows a conceptual diagram of a processor system-
on-chip (SOC) and a Tags-in-DRAM DRAM cache integrated
with 2.5D/3D technology. In the DRAM cache, a cache line
consists of Tag bits and Data bits. The processor SOC has a
DRAM controller integrated with a Cache controller. When
a cache line is read, the Tag bits are compared with the read
address to check if a hit occurs. The access time, associativity,
and hierarchy in the memory system of the DRAM cache have
heavy impact on the system performance. Furthermore, the
DRAM cache can be used to replace which level of caches.
In this paper, we analyze those issues and discuss design
considerations of DRAM caches.
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Fig. 1. Conceptual diagram of a processor SOC and a DRAM cache
integrated with 2.5D/3D technology.
II. DESIGN CONSIDERATIONS OF DRAM CACHES
Modern multi-core processor SOCs usually have three-level
caches [3]. Subsequently, we derive an equation which can
be used to determine how characteristics of a DRAM cache
should be met if the DRAM cache is used to replace level-3
cache. Fig. 2(a) shows a conceptual diagram of a processor
SOC with three-level caches, L1, L2, and L3. Assume that
the access times of L1, L2, and L3 are t1, t2, and t3,
respectively. Also, the hit rate of L1, L2, and L3 are h1, h2,
and h3, respectively. Therefore, the effective access time of
the memory hierarchy can be expressed as
Teff = h1t1 + (1− h1)h2t2 + (1 − h1)(1− h2)h3t3
+(1− h1)(1 − h2)(1− h3)tm, (1)
where tm denotes the access time of main memory. Consider
that the DRAM cache is used to replace the L3. As Fig. 2(b)
shows, the processor SOC with L1 and L2 caches and DRAM
cache serving L3 is integrated with the processor SOC using
2.5D/3D integration technology. The effective access time
of the memory hierarchy of 2.5D/3D system chip can be
expressed as
T ′eff = h1t1 + (1 − h1)h2t2 + (1− h1)(1 − h2)h
′
3
tdc
+(1− h1)(1− h2)(1 − h
′
3
)tm, (2)
where h′
3
and tdc denote the hit rate and access time of the
DRAM cache, respectively.
According to Eqs. 1 and 2, we can obtain that
T ′eff − Teff = k[(h
′
3
tdc + (1− h
′
3
)tm)− (h3t3 + (1 − h3)tm)],
where k = (1 − h1)(1 − h2). If T ′eff − Teff ≤ 0, then the
DRAM cache provides better performance than the L3. Since
k > 0, we can obtain the following inequality
h′
3
tdc + (1− h
′
3
)tm ≤ h3t3 + (1− h3)tm
⇒ h′
3
tdc − h
′
3
tm ≤ h3t3 − h3tm
⇒ h′
3
(tdc − tm) ≤ h3(t3 − tm)
⇒
h′
3
h3
≥
tm − t3
tm − tdc
(3)
According to Eq. 3, we can have the following observations.
Typically, the access time of DRAM cache is smaller than
that of L3. That is, h′
3
/h3 is larger than 1. Furthermore, if
tm is much larger than tdc, h′3/h3 is approximated to 1. This
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implies that the DRAM cache can more easily provide better
performance since h′
3
≈ h3.
For example, the Sparc T5 16-core processor SOC with
three levels caches, L1, L2 and L3, reported in [3]. L3 is
a 16-way set associative cache with 64-byte cache lines.
The operation frequency of the SOC is 3.6GHz and the hit
latency of L3 is 51 cycles. Thus, the access time of L3 is
51 × 0.27 = 13.77ns, i.e., t3 = 13.77ns Assume that the
access time difference between the DRAM cache and L3 is
△ = tdc − t3. Fig. 3 shows the ratio h′3/h3 with respect
to different values of tm for different value of △. We see
that if the value of △ → 0, the curve approaches the point
h′
3
/h3 = 1. On the other hand, if the tm is much larger than
tdc, h
′
3
/h3 approaches to 1. Those imply that the DRAM
cache can provide better performance benefits more easily.
Consequently, there are two approaches for maximizing the
performance benefits in designing a DRAM cache to replace
the L3 cache in SOC chips. The first approach is to minimize
the tdc and the second one is to increase the hit rate.
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Fig. 2. (a) A conceptual diagram of a processor SOC with three-level caches.
(b) A conceptual diagram of a processor SOC with two-level caches integrated
with a DRAM cache using 2.5D/3D technology.
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with respect to different values of tm for different
differences of tdc and t3.
The hit rate of DRAM cache is related to the associativity.
Consider a 1GHz double-data-rate DRAM cache which has
multiple channels and 72-bit words. Each channel 4 bank
groups and 8 banks per bank group, and channel size is
576MB. Assume that a cache line has 8 words, i.e., 576
bits. If the associativity is direct mapping and burst length=8,
the access time of a read hit operation can be expressed as
tcommand+tRAL+tAC+4ns, where tcommand, tRAL, and tAC
denote the command issuing time, the random access latency,
and the output access time, respectively. Since a cache line has
8 words and the DRAM cache is double data rate operated at
1GHz, 4ns is needed to read 8 words. On the other hand, if
the associativity of DRAM cache is M -way set associative,
the access time of a read hit operation can be expressed as
tcommand + tRAL + tAC + 4Mns. Since each time M cache
lines should be read, 4Mns is needed to read 8M words.
Clearly, the access time of DRAM cache is increased with the
associativity. If the set associative is implemented, the hit rate
h′
3
is increased, but the access time tdc is increased as well.
On the contrary, if the direct mapping is implemented, tdc is
decreased, but h′
3
is decreased. To cope with this dilemma,
one possibility is to take advantage of the feature of multi-
channel DRAMs. We can organize multiple channels into a
DRAM cache to minimize the access time. For example, if
we organize l channels into a DRAM cache with M -way
set associativity, then the access time of a read hit operation
can be expressed as tcommand + tRAL + tAC + (4M/l)ns
since the access preparation time tcommand + tRAL + tAC of
each channel can be overlapped. Thus, we can increase the
associativity to increase hit rate and reduce the access time
tdc of DRAM cache.
III. CONCLUSION
In this paper, we have derived an inequality which can be
used to aid the designer to check if the designed DRAM
cache can provide better performance than the L3 cache. Also,
design considerations of DRAM caches for meet the inequality
have been discussed. We see that a dilemma of the DRAM
cache access time and associativity exists for providing better
performance than L3 cache. Organizing multiple channels into
a DRAM cache has been proposed to cope with the dilemma.
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